Abstract-Single-phase universal-input ac-dc converters are needed in a wide range of applications. This paper presents a novel power factor correction (PFC) architecture that can achieve high-power density and high efficiency for grid-interface power electronics. The multitrack PFC architecture reduces the internal device voltage stress of the power converter subsystems, allowing PFC circuits to maintain zero-voltage-switching at high frequency (1 MHz-4 MHz) across universal input voltage range (85 V ac -265 V ac ). The high performance of the power converter is enabled by delivering power in multiple stacked voltage domains and reconfiguring the power processing paths depending on the input voltage. This multitrack concept can be used together with many other design techniques for PFC systems to create mutual advantages in many function blocks. A prototype 150 W, universal ac input, 12 V dc output, isolated multitrack PFC system with a power density of 50 W/in 3 , and a peak end-to-end efficiency of 92% has been built and tested to verify the effectiveness of the multitrack PFC architecture.
. A classic two-stage PFC architecture with a bofost PFC and an isolation stage (e.g., a LLC converter).
multitrack architecture represents a new design method to improve the power density of single-phase grid interface systems, which can be used in combination with many existing methods such as high-frequency operation [6] [7] [8] [9] [10] , bridge-less power factor correction (PFC) with zero-voltage-switching (ZVS) extension techniques [11] , and active energy buffer technologies [16] [17] [18] . Fig. 1 shows a typical two-stage PFC system with a lowvoltage dc output. It comprises a ac-dc PFC stage and a magnetic isolation stage. The PFC stage is usually implemented as a diode rectifier and a boost converter. The boost converter can be operated in continuous conduction mode (CCM), boundary conduction mode (BCM), or discontinuous conduction mode (DCM) [12] . The isolation stage is usually implemented as a series resonant converter, an LLC converter, or a dual-activebridge (DAB) converter [19] [20] [21] . The isolation stage functioning as a dc transformer with relatively fixed voltage conversion ratio to improve the efficiency and power density of that stage. The twice-line-frequency energy buffer function is performed by a dc-link capacitor between the two stages.
There are multiple ways of improving the performance of this PFC architecture. To reduce the component count, singlestage PFC architectures have been explored [4] . To reduce the diode forward-voltage drop loss, bridge-less architectures such as totem-pole PFCs are widely adopted [5] , [22] . With DCM operation and valley voltage detection, ZVS of the boost switch can be achieved at high frequency, enabling smaller inductor size and low-switching loss [23] . Alternative topologies can achieve high-frequency ZVS operation over much wider ranges [9] . The dc-link capacitor can be replaced by an active energy buffer to achieve high-power density [16] [17] [18] . By operating at high frequency, using planar magnetics, and applying DAB techniques, the efficiency and power density of the isolation stage can be greatly improved [1] , [7] , [13] . This paper presents a multitrack PFC architecture to improve the performance and reduce the size of grid-interface PFC converters. Instead of focusing on each single function block of a PFC system, this architecture creates mutual advantage across multiple function blocks by appropriately merging them together and reducing the overall power conversion stress. It can be used together with many other existing methods to achieve optimal system performance. By increasing the circuit complexity and component count, the multitrack PFC reduces the overall switch stress, reduces the energy storage requirement, and reduces the dv/dt, and enables higher power density and smaller size while maintaining similar efficiency performance as traditional solutions. Fig. 2 shows the block diagram of a previously explored multitrack dc-dc architecture [1] , [24] , which is a key building block of the proposed multitrack PFC architecture. The multitrack dc-dc architecture comprises a switched-inductor circuit, a switched-capacitor circuit, and a magnetic isolation circuit, with their functions partially merged. The switched-inductor circuit regulates the voltage, the magnetic isolation circuit offers isolation and voltage scaling, and the switched-capacitor circuit creates multiple intermediate bus voltages (V 1 , V 2 , V 3 , etc.) that bridge the two previous subcircuits. These subcircuits are not independent: the switched-inductor circuit couples into the multiple levels of the switched-capacitor circuit as the regulation stage; likewise, the switched-capacitor circuit is merged with the magnetic isolation circuit by reusing the switches of the switched-capacitor circuits to drive the shared transformer. Voltage regulation is principally performed by the switched-inductor circuit. The effectiveness of the multitrack dc-dc architecture was previously demonstrated in a dc-dc telecom brick converter with extremely wide input voltage (> 4:1) range and high-power density (>450 W/in 3 ) [1] .
The multitrack PFC architecture as shown in Fig. 3 is an ac-dc extension of the multitrack dc-dc concept. The multitrack PFC architecture inherits the multitrack dc-dc architecture's capability of efficiently handling an extremely wide input voltage range with low-component stresses. Compared to the previous dc-dc implementation [1] , the multitrack PFC architecture interfaces with the ac grid, has additional voltage and current control loops to modulate the input current and regulate the output voltage, and has an energy buffer that functions as a part of the switchedcapacitor circuit. The multitrack PFC architecture leverages the advantages of the multitrack dc-dc architecture, and address the unique challenges in achieving soft-switching at high frequencies across universal ac line voltage while performing PFC and voltage regulation. This paper is developed from our earlier conference publication [25] and presents extended theoretical analysis and experimental results.
The remainder of this paper is organized as follows. Section II presents the key principles of the Multitrack PFC architecture, including steady-state operation and mode-switching actions of the PFC stage. The details of the system control, voltage regulation, and zero-voltage-switching are presented in Section III. Section IV presents the key principles of the switched capacitor circuit and isolation stage. Section V discusses the grid interface and startup strategy. Section VI summarizes the key advantages of the Multitrack PFC architecture. Details about the prototype design and experimental results are provided in Section VII. Finally, Section VIII concludes this paper. Fig. 4 shows the topology of an example two-track multitrack PFC converter. The key principles are as follows.
II. MULTITRACK PFC PRINCIPLES
1) The circuits between C B and C OUT including the transformer function as a dc-transformer with fixed voltage conversion ratio (from 420 V to 12 V). During normal operation, the voltage on energy buffer capacitor C B is maintain at an approximately fixed bus voltage (e.g., 420 V). The 2:1 switchedcapacitor stage (comprising S 1 -S 4 and C 1 -C 3 ) maintains the voltage balancing of C 1 -C 3 (e.g., 210 V each). S 1 -S 2 and S 3 -S 4 formulate two half-bridge pairs that drive the two primary windings in a synchronized fashion. With a nearly fixed voltage conversion ratio, this dc-transformer can be optimized to achieve high efficiency and high-power density across a wide power range, as demonstrated in [13] . Of course, the second stage can be modulated to compensate the ripple in the energy buffer capacitor voltage.
2) The inclusion of C 3 adds a switched-capacitor mechanism in the multitrack architecture to passively maintain the voltage balance of stacked voltage domains. Without C 3 , the control of the PFC stage is coupled with the control of the isolation stage, placing challenges in controller design. As a part of the switched-capacitor circuit, the physical size of C 3 is very small. If the primary windings provide sufficient inductive impedance, or if a small inductor is added in series with C 3 to create a resonant path, C 3 is soft-charged [31] and there is no charge transfer loss. The principles of the hybrid switched-capacitor and LLC mechanism in the multitrack architecture are shown in Fig. 5 .
3) The circuit elements from C IN to C B form a PFC mechanism that can deliver current (and power) into either or both of the two stacked voltage domains (V C 1 and V C 2 ). As a result of switched-capacitor energy transfer, the voltage of C B is twice that of C 2 . In other words, if the voltage of C B is maintained at 420 V, the voltage of C 2 is naturally maintained at 210 V. Selecting appropriate levels to switch v X among reduces the voltage drop across the boost inductor L R , reduces the dv/dt at the switching nodes, and enables ZVS of S A and S B across wide input voltage range. These features are not achievable in a conventional boost PFC configuration.
The multitrack PFC architecture is well suited for universal input ac-dc applications (85 V ac -265 V ac ). Grid-interface PFC specifications such as EN61000-3-2 have a threshold input voltage below which the converter is turned OFF. We denote this threshold voltage as V TH . The steady-state voltage of C B , V BUS , is selected as 420 V. Across the line cycle, the multitrack PFC architecture has five operation modes, which are as follows. 
. With sufficient energy storage in the inductor, v Y can drop to 1/2V BUS and will be clamped at 1/2V BUS by the body diode of S B . v X drops until i LR changes direction.
5) Mode 5:
and S B actively switches. In this mode, S B cannot achieve ZVS, but can achieve reduced voltage turn-ON (switch when the drain voltage reaches the minimum). The multitrack PFC concept can be merged together with many other approaches to further improve the performance of single-phase grid-interface systems. For example, replacing the boost diode with synchronous switches can eliminate the diode forward voltage loss, as can the use of a bridgeless frontend structure to eliminate line-frequency rectification loss. The schematic of an example multitrack bridgeless-PFC is shown in Fig. 9 . The single energy buffer capacitor, C BUF , can be replaced with an active energy buffer to further reduce the system size. The height of the electrolytic capacitor is the limitation of reducing the system height. Novel active energy buffer architectures can be developed to leverage the multitrack concept [26] . Design techniques to reduce the loss or expand the operation range of the isolation stage, such as the variable frequency multiplier technology described in [27] , can be used together with the multitrack architecture.
The single-phase multitrack architecture can be extended to three-phase by paralleling three bridgeless PFC stages and eliminating the diode rectifier. The isolation stage does not need to be changed. The twice-line-frequency energy buffer is not needed. The multitrack concept scales well to kilowatt applications because of the following reasons: 1) it allows the usage of low-voltage-rating devices in highvoltage applications; 2) it reduces the voltage drop across the inductor and reduces the inductor size; 3) it reduces the dv/dt at the switch nodes, mitigating the challenges of driving high-voltage semiconductor devices; 4) it reduces the effective common-mode capacitance of the isolation transformer. For high-voltage high-power applications, the multitrack architecture shares similar advantages as modular multilevel converters and flying capacitor multilevel converters concepts, and uniquely focuses on merging switched-capacitor circuits with multiwinding magnetic structures.
III. SYSTEM CONTROL AND ZERO-VOLTAGE-SWITCHING
The implemented multitrack PFC system has four control loops-two high-frequency ZVS loops to control ZVS timing of S A and S B , respectively; one feedback loop that regulates the bus voltage C B ; and one feedback loop that modulates the input current to follow a sinusoidal pattern. Fig. 10 shows the control framework of the multitrack PFC. V IN , V BUS , V X , and V Y are measured and the two gate signals, V GX and V GY , are the outputs. Each of the two ZVS control loops comprises two comparators with programmable thresholds and a few logic gates. One comparator senses the voltage of the switch node and sets the turn-ON timing to achieve ZVS, while the other comparator is used to realize switch ON-time based control to approximately implement inductor current control and sets the turn-OFF timing.
[6]- [9] show the key operation principles of this ZVS detection circuit, and provide other examples of this general ON-timebased current control strategy. These comparator-based controls operate at multiple MHz and maintain ZVS of the two switches regardless of the circuit parameters. The inductor current control loop and the bus voltage regulation loop are implemented in a microcontroller. The voltage control loop of the multitrack PFC is implemented as a PI controller, the 60 Hz current modulation is controlled by setting the ON-time of the switch, which is similar to a DCM boost PFC.
When the input voltage is close to the boundary between two modes, a hysteresis margin needs to be implemented to avoid system oscillation between two modes. In a two-track multitrack converter, the mode-switching boundaries are 1/4V BUS , 1/2V BUS , and 3/4V BUS . When the system operates close to the mode-switching boundary, the ZVS detection circuit may not be triggered [6] , thus the ZVS valley detection circuit should be disabled and the switched are hard-switched. A wide hysteresis margin guarantees smooth transition, at the cost of higher switching loss. In our prototype, a hysteresis margin of 5% V BUS around the mode-switching boundary can safely enable smooth mode transition.
One key advantage of the proposed multitrack PFC architecture is that it significantly extends the ZVS range of universalinput single-phase PFC converters. In a conventional boost PFC system with valley switching, the maximum input voltage for the boost switch to achieve ZVS is 1/2V BUS , i.e., the input voltage has to be lower than one half of the dc bus voltage to realize ZVS. In a two-track multitrack PFC, the maximum input voltage for ZVS is extended to 3/4V BUS , covering a very wide input voltage range. The ZVS range can be further extended with more stacked tracks. Depending on the input voltage and the operating current, there are six possible ZVS states of the multitrack PFC as shown in the six subfigures of Fig. 11 6) State F: When the input current is very low, the inductor current i LR may not be high enough to charge up v X and v Y and force the diode on. The system is trapped in a resonant mode without transferring energy between the input and the output. In the prototype system, an internal control loop detects this condition and stops this operation. The action of the circuit will restart when the input voltage reaches a higher level in a line cycle.
IV. SWITCHED CAPACITOR AND ISOLATION STAGE
In the merged isolation stage, the combination of the switched-capacitor circuits and the MISO transformer (the hybrid switched-capacitor/magnetics circuit structure [1] ) creates both soft-switching and soft-charging opportunities [28] [29] [30] [31] for the switched-capacitor switches. As shown in Fig. 4 , the operation of S 1 -S 4 can be interpreted as the superposition of a switched-capacitor circuit and two series-resonant circuits. The switched-capacitor circuit comprises S 1 -S 4 , and C 1 -C 3 . S 1 and S 2 are one pair of half-bridge switches. S 3 and S 4 are another pair of half-bridge switches. S 1 and S 3 are synchronously switched as one phase, and S 2 and S 4 are synchronously switched as the other phase. Energy is transferred by C 3 across the two voltage domains. The utilization of switchedcapacitor energy transfer enables high efficiency and high-power density.
At the same time, S 1 , S 2 , C res1 , L res1 formulate one LLC circuit, and S 3 , S 4 , C res2 , L res2 formulate the other LLC circuit. The two LLC circuit are coupled by the magnetizing inductance L M of the transformer, adding one additional path for energy transfer between the two voltage domains. We utilize a seriesresonant isolation stage here, but it will be recognized that other isolation stage designs could likewise be used. This transformer in the prototype system is efficiently implemented as a printedcircuit-board (PCB) embedded transformer with well controlled parameters [13] . The switched-capacitor energy transfer and the resonant energy transfer function together. When the input voltage is low, significant power is processed by the switchedcapacitor mechanism-the switches consequently see a net capacitive load and are hard-switched; when the input voltage is high, the power is processed by the series-resonant mechanism (and delivered to the output) is sufficient to offset the capacitive energy transfer such that the switches have a net inductive load, enabling ZVS, which is beneficial for high-frequency designs.
The two half-bridge resonant converters stacked in the two voltage domains are designed to form an LLC converter with a resonant tank with low-quality factor-Q. A low Q tank can tolerate the small mismatch between the two leakage inductances of the transformer primary windings, allowing balanced current sharing between the two half-bridge resonant converters. A high Q tank can provide voltage regulation capability on the isolation stage to compensate for the voltage ripple on the buffer capacitor, or provide longer hold-up time. Similar to a LLC design, one can make tradeoffs among the switching loss, conduction loss and magnetics loss by sizing the magnetizing inductance of the transformer.
V. GRID INTERFACE AND STARTUP STRATEGY
The multitrack PFC interfaces with the ac grid through BCM operation. When the line voltage is very low (near zerocrossing), with high-power factor grid-interface, the peak induc- tor current may not be high enough to fully charge/discharge the parasitic capacitance and enable ZVS. As a result, it is preferable to implement a cutoff angle near the zero-crossing of the line voltage. During this cutoff period, the PFC is kept OFF. Fig. 12 shows a sinusoidal waveform with a cutoff angle of 10
• near the zero-crossing. Fig. 13 shows the power factor and the total-harmonic-distortion (THD) for a sinusoidal waveform with a cutoff angle between 0
• and 45 • . A cutoff angle of 10
• leads to a power factor of 99.9% and a THD of 4.3%. The switched-capacitor circuit needs to be be precharged to enable steady-state operation of the ZVS detection circuit. To charge the bus voltage smoothly to the predetermined V BUS , a four-step startup strategy has been developed, which is as follows. The switched-capacitor half-bridge switches S 1 -S 4 are kept operating during the entire startup process. C 1 and C 2 are charged simultaneously with low loss and low-inrush current.
When the input voltage is close to the boundary between two modes, a hysteresis margin needs to be implemented to avoid system oscillation between two modes. In a two-track implementation, the mode-switching boundaries are 1/4V BUS , 1/2V BUS , and 3/4V BUS . A 5%V BUS hysteresis margin is sufficient to maintain smooth mode-transition. Note the ZVS valley detection circuit may not trigger when the voltage is close to the mode-boundary. If the ZVS valley detection circuit does not trigger, the system is lock in one mode and the converter will stop functioning. We disabled the ZVS valley detection circuit and hard switch the switches when the input voltage is within the hysteresis margin. This strategy is implemented in our design and the hard-switching loss is negligible.
VI. ADVANTAGES OF THE MULTITRACK PFC
In summary, the proposed multitrack PFC architecture has the following advantages.
1) Extended ZVS Range: In a conventional boost PFC architecture, the boost converter cannot achieve ZVS when the input voltage is larger than one half of the bus voltage. The multitrack architecture enables wider ZVS range. 2) Smaller Boost Inductor Size: The multitrack architecture can significantly reduce the voltage drop across the boost inductor and reduce the required inductor size. 3) Reduced dv/dt on Switches: Benefiting from the multiple stacked voltage domains, the dv/dt at the many switch nodes are lower than the dv/dt at the switch nodes of conventional PFC architectures. The reduced dv/dt also reduces the common-mode current injection from the primary windings to the secondary windings. 4) Reduced Voltage Rating: Similar to the multitrack dc-dc converter, the voltage rating of the switches in a multitrack PFC are also reduced, leading to lower conduction losses and smaller parasitics, and further facilitating highfrequency operation. 5) Better Heat Distribution: The multitrack power conversion architecture naturally distributes heat on the PCB, pushing the fundamental efficiency/power-density tradeoff boundaries.
VII. PROTOTYPE AND EXPERIMENTAL RESULTS
A prototype multitrack PFC converter has been built and tested. The key design parameters of the prototype are listed in Table I . The Bill-of-Material (BoM) of the prototype is listed in Table II . These component values are jointly optimized and experimentally tuned to achieve the highest performance across with universal ac input voltage and isolated 12 V dc output voltage. Fig. 15 shows the general component layout of the PCB. The area occupied by the high-frequency ZVS control circuitry can be integrated and further miniaturized to increase the power density of this system. The PCB transformer is implemented with a ELP30 core with 3F45 material from Ferroxcube. The electrolytic capacitors are mounted through a hole on the PCB board to minimize the overall system height (1 cm as set by the electrolytic capacitor). Figs. 16 and 17 show the cross section of the prototype and lumped circuit model of the PCB embedded transformer. Two 11 μH inductors are connected in series with the two primary windings of the transformer to assist in ZVS.
The parasitic capacitance of the transformer impacts the operation of the isolation stage through common-mode current injection at the switching frequency [1] . In a planar transformer, splitting a winding with a high number of turns into multiple windings with lower number of turns can reduce the commonmode current injection [13] . Due to the existence of the energy buffering capacitor C B , the parasitic capacitance has no impact on the operation of the PFC stage.
Figs. 18-20 show the measured waveforms of the multitrack PFC system with ZVS operation. With different input voltages, the system operates in different modes with differ- 26 shows the startup waveforms of the prototype. The startup of the system is realized following the four-step method described in Section V. As demonstrated, this startup sequence can smoothly charge the energy buffer capacitor and ensure the system enters steady-state operation with low-inrush current. A lookup table was implemented in the microcontroller to set appropriate current modulation index and voltage thresholds during the startup process. During the startup, an auxiliary ac-dc power converter with low-power rating and small size supports the operation of the control and driver circuits. After the system enters steady-state operation, the control and driver circuitry are powered by an auxiliary winding on the isolation transformer. The half-bridges in the multitrack architecture naturally refers to a few dc voltage levels. The drivers and control circuitry in each of the voltage domain can receive power from the buffer capacitor that holds the voltage for this domain without other auxiliary circuits. In the prototype design, auxiliary power for the two stacked domains are taken from C 1 and C 2 , respectively. Fig. 27 shows the measured transient waveforms of the prototype with the load current stepping from 4 A to 9 A. Fig. 28 shows the measured output voltage and switch node voltage for 2.5 line cycles. Fig. 29 shows the measured efficiency of the full PFC system from universal ac input voltage to isolated 12 V dc output voltage. The full PFC reaches a peak efficiency of 92% at around 120 W with 220 V ac input voltage. The peak efficiency with 110 V ac input voltage is 90.5%. The isolation stage reaches a peak efficiency of 97% at around 150 W. In this design, we carefully optimized the system to target a power density of 50 W/in 3 . Increasing the input inductor size and the transformer size and reducing the frequency would increase the efficiency, at the cost of reduced power density. Fig. 30 shows the measured harmonic current of the prototype normalized to the limits required by EN61000-3-2:2014. The 150 W universal input PFC have the current harmonics below 65% of the standard limits and the THD is maintained below 16%. Current waveforms of the three operating conditions are shown in Figs. 21-23 . The mode switching actions show up in the third to ninth harmonics, depending on the operating conditions. Fig. 31 shows the modeled loss breakdown of the multitrack PFC as a function of the output power. When the output power is low (smaller than 50 W), there is not enough current to enable the soft-switching of the switched-capacitor circuit. Thus, the hard-switching loss of the hybrid switched capacitor and inverter circuit dominates the loss (over 70%). The core loss is also a major loss contributor in this regime, as expected. The difference between the modeled efficiency and the measured efficiency can be at least partially explained by the unmodeled charge-transfer loss of the switched-capacitor circuit, as well as the unmodeled trace resistance on the prototype. In the medium-high power range (higher than 50 W), the switched-capacitor circuit is softswitching and the switching loss is rapidly reduced. The loss on the PFC stage becomes the major loss in the medium power range (between 50 W and 100 W). This is due to the diode forward voltage drop loss of the boost diode and the conduction loss of the boost inductor. When the output power is high (higher than 100 W), the conduction loss of the output rectifier starts dominating (due to the high-output current). The transformer contributes about 20%-30% of the overall loss across the full power range. Table III and Fig. 32 compare the Multitrack PFC against a variety of recently published single-phase grid interface PFC designs. The Multitrack PFC achieves the highest power density (50 W/in 3 ) and state-of-the-art efficiency (92%). Increasing the switching frequency, using wide-band-gap devices, and leveraging the hybrid switched-capacitor-magnetics architectures create new opportunities in designing high performance power electronics.
VIII. CONCLUSION
This paper presents a multitrack PFC architecture that offers many advantages compared to conventional PFC architectures. The multitrack architecture leverages the advantages of switched-inductor, switched-capacitor, and magnetic isolation circuits, and gains mutual benefits from the way they are merged together by processing power in multiple voltage domains and current channels. Advanced control methodologies for maintaining ZVS across wide operation range is presented. A prototype universal ac input, 12 V dc output, 150 W, 50 W/in 3 PFC system was designed and tested and achieved 92% of efficiency. The concept of multitrack PFC is applicable to a wide range of ac-dc grid interface applications targeting high efficiency and very high-power density.
